


REMARKS

After entry of the subject preliminary amendment, claims 1 through 67 will remain pending in the application with claims 1, 19, 48, and 58 being in independent form. Independent claims 1 and 19 and dependent claims 8 and 27 have been amended to further clarify the novelty of the subject invention. There is full support in the application as originally filed for the subject amendments such that no new matter is being introduced.

It is respectfully submitted that the Application, as amended, is now presented in condition for allowance, which allowance is respectfully solicited. The Commissioner is authorized to charge our Deposit Account No. 08-2789 for any additional fees or credit the account for any overpayment.

Respectfully submitted,

HOWARD & HOWARD ATTORNEYS, P.C.




Samuel J. Haddle, Registration No. 42,619
The Pinehurst Office Center, Suite 101
39400 Woodward Avenue
Bloomfield Hills, MI 48304-5151
(248) 645-1483

Dated: April 10, 2002

CERTIFICATE OF MAILING

I hereby certify that the attached **Amendment** is being deposited with the United States Postal Service as first class mail, postage prepaid, in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231, on **April 10, 2002**.



Brenda J. Hughes

Version of Originally Filed Claims with Markings
to Show Changes Made

IN THE CLAIMS:

1. (Amended) A method of communicating across a distributed multiprocessing system having a first processor and a second processor, the first and second processors being connected to a central signal routing hub by first and second communication links, respectively, said method comprising the steps of;

indexing the first and second processors to define different destination addresses for each of the processors;

processing information within at least one of the first and second processors;

addressing the processed information using at least one of the destination addresses;

transmitting the processed information from at least one of the first and second processors across at least one of the communication links toward the hub, thereby defining at least one sending processor;

receiving the processed information along with the at least one destination address within the hub;

identifying the destination [of the] address for the transmitted processed information within the hub; and

sending the processed information without modification over at least one of the communication links to at least one of the first and second processors associated with the at least one destination address, thereby defining at least one addressed processor.

8. (Amended) A method as set forth in claim [3 further including] 1 wherein the step of indexing the first and second processors is further defined as indexing the processors to define a different code for each of the processors for differentiating the processors.

19. (Amended) A distributed multiprocessing system comprising;

a first processor for processing information at a first station and for assigning a first address to a first processed information,

a second processor for processing information at a second station and for assigning a second address to a second processed information,

a central signal routing hub,

an indexer connected to said routing hub for indexing said first and second processors to define different destination addresses for each of said processors,

a first communication link interconnecting said first processor and said hub for transmitting said first processed information between said first processor and said hub,

a second communication link interconnecting said second processor and said hub for transmitting said second processed information between said second processor and said hub,

said central routing hub including a sorter for receiving at least one of said first and second processed information from at least one of said first and second processors, thereby defining at least one sending processor, and for [identifying] associating a destination of at least one of said first and second addresses of said first and second processed information, respectively, with at least one of said destination addresses, and for sending at least one of said first and second processed information without modification over at least one of said communication links to at least one of said first and second processors associated with said destination address, thereby defining at least one addressed processor.

27. (Amended) A system as set forth in claim 19 [further including an] wherein said indexer [for indexing said first and second processors to define] defines a different code for each of said processors for differentiating said processors.